Flying-capacitor multilevel converter voltage balance dynamics for pure resistive load by Thielemans, Steven et al.
FLYING CAPACITOR MULTILEVEL CONVERTER VOLTAGE BALANCE DYNAMICS FOR
PURE RESISTIVE LOAD
Steven Thielemans∗ Alex Ruderman† Jan Melkebeek∗
∗Electrical Energy, Systems and Automation Department,
Ghent University (UGent), EESA
St.-Pietersnieuwstraat 41, B-9000 Gent, Belgium.
Tel. +32 9 264 79 14 Fax: +32 9 264 35 82
†Elmo Motion Control Ltd.,
64 Gisin St. P.O. Box 463, Petach-Tikva 49103, Israel
Tel. +972 3 929 2300 Fax: +972 3 929 2322
Steven.Thielemans@UGent.be aruderman@elmomc.com Jan.Melkebeek@UGent.be
ABSTRACT
Multilevel converters need voltage balancing to be able to
generate an output voltage with high quality. Flying capacitor
converter topopology has a natural voltage balancing prop-
erty. Voltage balance dynamics analytical research methods
reported to date are essentially based on a frequency domain
analysis using double fourier transform. These complicated
methods are not truly analytical, which makes an understand-
ing of parameter influence on time constants difficult.
In this paper, a straightforward time domain approach based
on stitching of switch intervals piece-wise analytical solu-
tions to a DC modulated H-bridge flying capacitor converter
is discussed. This method allows to obtain time-averaged dis-
crete and continuous voltage balance dynamics models. Us-
ing small-parameter approximation for pure resistive loads,
simple and accurate expressions for voltage balance time con-
stants are deduced, revealing their dependence on load param-
eters, carrier frequency and duty ratio.
1. INTRODUCTION
Multilevel converters were developed as a result of a growing
need for higher power converters, [1, 2]. In order to achieve
this higher power rating, the voltage and current capabilities
of the devices used in the converter need to be increased.
Current insulated gate bipolar transistor (IGBT) technology
extends up to 6.5 kV 900 A per switching device. Convert-
ers that make use of a series connection of switches, allow
for the use of switches with reduced voltage ratings. These
lower voltage switches have lower conduction losses and can
switch at a higher frequency. Higher switching frequencies
and a smaller voltage step capability result in higher quality
switching waveforms.
Flying capacitor multilevel converters are an attractive choice
due to the natural voltage balance property. The balancing of
the capacitors is driven by load current high order harmonics,
[3, 4, 5, 6]. The capacitor voltage unbalance causes excessive
energy dissipation in the converter load. Energy dissipation
implies a resistive part in the load. So it can be intuitively
seen that a load with a larger resistive part implies a faster
balancing of the flying capacitors.
Flying capacitor converter voltage balance analysis methods
are usually based on frequency domain transformations, [7].
The results of these analyses are not truly analytical and dif-
ficult to understand.
Reported flying capacitor converter analytical voltage bal-
ance research methods mostly deal with an AC modulation.
By using the time domain analysis method, it’s better to start
from the DC modulation case. It can afterwards be extended
to AC modulation.
This paper focuses on the balancing of flying capacitors in
the case where the time constant of the load is smaller than
the pulse width modulation (PWM) period, Tpwm. Starting
from this condition, the calculation of the time constant can
be done in a straightforward way, by using only time domain
system models.
A straightforward time domain approach that is based on
”stitching” of analytical transient solutions for consecutive
PWM period switching subintervals to derive a DC mod-
ulated flying capacitor converter voltage balance dynamics
model was applied in [8], assuming a inductance dominated
load (load time constant TL larger than Tpwm). Using a
small-parameter technique, a single phase three level flying
capacitor converter was first studied in [8]. Surprisingly sim-
ple accurate expressions for a voltage balance time constant
revealing the dependence on load parameters, carrier fre-
quency, and normalized voltage command (duty ratio) were
obtained.
In this paper, the case of a resistance dominated load is stud-
ied. Voltage balance dynamics for the resistance dominated
load, resulting high current ripple, is analyzed under the pure
resistive load assumption. This gives a lower boundary of
voltage balance time constants.
2. SINGLE PHASE 4-LEVEL CONVERTER
TOPOLOGY ANDMODULATION STRATEGY
A 4-level flying capacitor converter topology is depicted in
Fig.1. Voltage modulation strategy for normalized voltage
command 1/3 ≤ D ≤ 1 is illustrated by Fig.2. The
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Fig. 1. A 4-level flying capacitor multilevel converter circuit
topology.
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Fig. 2. Voltage modulation strategy for a 4-level flying capac-
itor converter for 1/3 < D < 1.
instantaneous voltage command VC is compared with trian-
gular waves, one for each complementary switch pair. When
the voltage command is higher then carrier wave ci, Si is
switched on and Si is switched off, for i = 1, 2, 3.
This PWM voltage modulation strategy creates a switch
sequence that determines the output voltage. This output
voltage waveform is also depicted in Fig.2, assuming ideal
switches and a balanced capacitors voltage, VC1 = VDC/3
and VC2 = 2VDC/3. For the moment, only 1/3 < D < 1 is
discussed. The case of 0 < D < 1/3 will be handled further.
A switching period is comprised of six intervals, as can be
seen from Fig.2. In intervals 1, 2 and 3 (Fig. 3), at least one
capacitor is connected to the power supply and the load. In
interval 4, no capacitor is connected, so during this interval
no balancing occurs.
The duration of an interval can be deduced from the PWM
carriers, Fig. 2:
∆t1 = ∆t2 = ∆t3 =
(1−D)
2
Tpwm,
∆t4 =
(D − 1/3)
2
Tpwm,
(1)
with Tpwm the PWM period and D = VC/VDC2 , the normal-
ized DC voltage command.
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Fig. 3. Flying capacitor converter circuit topology for each
switch interval for four level converter.
3. 4-LEVEL FLYING CAPACITOR CONVERTER
DYNAMICS MODELING
3.1. Dynamics for 1/3 < D < 1
For each switch interval, the flying capacitor converter can be
modeled as a linear time invariant system. The 4-level single
phase converter is a second order switched linear system with
the capacitor voltages being the state variables. Therefore,
for each switch interval state equations can be deduced for
the capacitor voltage of both capacitors:
X (t) = Aj (t) X (0) + Bj (t)
VDC
2
;
X (t) =
[
VC1 (t) VC2 (t)
]T ; j = 1, ..., 8. (2)
The state space matrix A and vector B are obtained by solv-
ing linear time invariant differential equations on individual
switching intervals. The topology in interval 1 (Fig. 3(a))
leads to following matrices:
A1 =
[
exp (−t/T1) 0
0 1
]
, (3)
B1 =
[
1− exp (−t/T1)
0
]
, (4)
with T1 = RC1.
For interval 2 (Fig. 3(c)), with both capacitors connected:
A2 =
266666664
C2 exp
„
− t
T2
«
+ C1
C1 + C2
−C2 exp
„
− t
T2
«
+ C2
C1 + C2
−C1 exp
„
− t
T2
«
+ C1
C1 + C2
−C1 exp
„
− t
T2
«
+ C2
C1 + C2
377777775
, (5)
B2 =
266666664
−
C2
„
1− exp
„
− t
T2
««
C1 + C2
C1
„
1− exp
„
− t
T2
««
C1 + C2
377777775
, (6)
with T2 =
C1C2
C1 + C2
R.
And for interval 3 (Fig. 3(b)):
A3 =
[
1 0
0 exp (−t/T3)
]
, (7)
B3 =
[
0
1− exp (−t/T3)
]
, (8)
with T3 = RC2.
By combining the equations for each interval, a discrete
model is obtained ”averaged” over a PWM period:
X (Tpwm) = AX (0) + B
VDC
2
,
A = A3A2A1,
B = A3 (A2B1 + B2) + B3.
(9)
These matrices A and B depend on D, because the interval
duration depends on D and these expressions are filled in the
matrices Aj and Bj for each switch interval.
The real eigenvalues of matrix A can be used to deduce the
continuous averaged system time constants. This methods
gives a complicated expression. By using a further approx-
imation, a shorter expression can be deduced. For pure resis-
tive load, it is possible to do an approximation under a small-
parameter assumption given by the inequality:
Tpwm  min (T1, T2, T3) , (10)
with T1 and T2 the time constants of voltage over capacitors
1 and 2. This means there is no significant capacitor voltage
change on a single PWM period. This small-parameter as-
sumption does not include the load time constant, because the
absence of inductance.
Suppose VDC = 0 and pre charged capacitors at their normal
voltage. This results in free capacitor discharge (homogenous
system). Assumption (10) leads to following equations for
interval 1:
∆V1 =
V1 (0) ∆t
RC1
; ∆V2 = 0, (11)
for interval 2:
∆V2 =
V2 (0) ∆t
RC2
; ∆V1 = 0, (12)
and for interval 3:
∆V1 =
(V1(0)− V2(0)) ∆t
RC1
;
∆V2 =
(V2(0)− V1(0)) ∆t
RC2
.
(13)
∆t is for every interval
(1−D)
2
Tpwm. Combining (11)-(13)
leads to:
∆V1 =
(2V1(0)− V2(0)) (1−D)Tpwm
2RC1
;
∆V2 =
(2V2(0)− V1(0)) (1−D)Tpwm
2RC2
.
(14)
Using average derivatives approximations
dV1
dt
≈ ∆V1
Tpwm
;
dV2
dt
≈ ∆V2
Tpwm
, (15)
the discrete equation (14) can be approximated by a differen-
tial equation:[
V˙1
V˙2
]
=
1−D
2R
[
2/C1 −1/C1
−1/C2 2/C2
] [
V1
V2
]
. (16)
Combining a solution of the homogeneous equation (16) with
a forced solution for non-zero voltage supply - balanced ca-
pacitor voltages equal to VDC/3 and 2VDC/3 respectively, a
general solution can be obtained. This general solution is to
bulky to depict here.
For equal capacitances C1 = C2 = C, an averaged volt-
age balance dynamics solution for non zero supply voltage is
given by following equations:
V1(t) =
VDC
3
+
(
V1(0) + V 2(0)− VDC
2
)
exp
(−t
TC
)
−
(
V2(0)− V1(0)− VDC/3
2
)
exp
(−t
TD
)
; (17)
V2(t) =
2VDC
3
+
(
V1(0) + V 2(0)− VDC
2
)
exp
(−t
TC
)
−
(
V2(0)− V1(0)− VDC/3
2
)
exp
(−t
TD
)
, (18)
with differential and common mode time constants:
TD =
2RC
3 (1−D) ,
TC =
2RC
1−D.
(19)
3.2. Dynamics for 0 < D < 1/3
The voltage modulation strategy for 0 < D < 1/3 is depicted
in Fig. 4. The interval durations can be deduced from Fig. 4:
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Fig. 4. Voltage modulation strategy for 4-level flying capaci-
tor converter for 0 < D < 1/3.
∆t1 = ∆t2 = ∆t3 =
(1/3 +D)
2
Tpwm;
∆t5 = ∆t6 = ∆t7 =
(1/3−D)
2
Tpwm.
(20)
Although conduction paths differ, the instantaneous equiva-
lent circuit topology for switch intervals 5, 6 and 7 are the
same as in 3, 1 and 2, respectively. This means the effect on
the capacitor voltage is the same in the corresponding switch
intervals.
Combining the switch interval durations for the same capaci-
tor voltage effect results in:
∆t1 + ∆t6 = ∆t2 + ∆t7 = ∆t3 + ∆t5 =
Tpwm
3
. (21)
This proves that for 0 < D < 1/3 voltage balance dynamics
do not depend on D and are identical to that for D = 1/3.
4. H-BRIDGE 3-LEVEL CONVERTER TOPOLOGY
ANDMODULATION STRATEGY
H-bridge 3-level flying capacitor converter topology is de-
picted in Fig. 5. H-bridge converter double carrier phase
shifted voltage modulation is demonstrated in Fig. 6. Car-
rier c13 delivers switch states for switch pair 1 (with VC) and
switch pair 3 (with −VC). As can be seen from Fig. 6, a
switching (PWM) period is comprised of eight intervals for
normalized voltage command D.
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Fig. 5. A 3-level H-bridge flying capacitor multilevel con-
verter circuit topology.
1 2 3 5 6 7 8 1 24
t
t
VDC
2
12¯3¯4¯ 12¯34¯ 1234¯ 1234 123¯4 1¯23¯4
VC
-VC
1¯23¯4 1¯2¯3¯4¯1¯23¯4¯
c13 c24
VL
Fig. 6. Voltage modulation strategy for a 3-level H-bridge
flying capacitor converter topology for 0 < D < 1/2.
4.1. Dynamics modeling for 0 < D < 0.5
Corresponding topologies for each switch interval generating
load voltage VDC/2 are depicted in Fig. 7; topologies for
each switch interval generating zero load voltage, VL = 0 are
depicted in Fig. 8.
Duration of the switch intervals can be deduced from carriers
in Fig. 6:
∆t1 = ∆t3 = ∆t5 = ∆t7 =
D
2
Tpwm
∆t2 = ∆t4 = ∆t6 = ∆t8 =
0.5−D
2
Tpwm
(22)
Just like in the 4-level case, for every switch interval a lin-
ear time invariant system can be deduced with state equations
(2). As the instantaneous topologies are similar to those of
the 4-level case, the same matrices Aj and Bj for correspond-
ing switch intervals can be chosen. For switch intervals 1 and
5, there is no voltage supply in the topology, so Bj is a zero
vector in this case.
A similar homogeneous system as for the 4-level converter
can be calculated and with assumption (10) a similar approxi-
mation can be made. This results in similar equations as (11)-
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Fig. 7. Flying capacitor converter circuit topology for each
switch interval for 3-level H-bridge converter (1).
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Fig. 8. Flying capacitor converter circuit topology for each
switch interval for 3-level H-bridge converter (2).
(13) for each switch interval.
Combining these equations and filling in the time interval re-
sults in:
∆V1 =
V1 − (1− 2D)V2
2RC1
;
∆V2 =
V2 − (1− 2D)V1
2RC2
.
(23)
Resulting in approximated differential equations:
[
V˙1
V˙2
]
=
1
2R
 1/C1 −1− 2DC1
−1− 2D
C2
1/C2
[V1V2
]
. (24)
For equal capacitances C1 = C2 = C, an averaged volt-
age balance dynamics solution for non zero supply voltage is
given by following equations:
V1(t) =
VDC
2
+
(
V1(0) + V 2(0)− VDC
2
)
exp
(−t
TC
)
−
(
V2(0)− V1(0)
2
)
exp
(−t
TD
)
; (25)
V2(t) =
VDC
2
+
(
V1(0) + V 2(0)− VDC
2
)
exp
(−t
TC
)
−
(
V2(0)− V1(0)
2
)
exp
(−t
TD
)
, (26)
with differential and common mode time constants:
TD =
RC
1−D,
TC =
RC
D
.
(27)
4.2. Dynamics modeling for 0.5 < D < 1
For 0.5 < D < 1 topologies 2, 4, 6 and 8 are replaced by
topology 9, Fig. 8(d). Because the balancing of the capacitors
is now totally independent, the dynamic modeling becomes
almost trivial.
T1 =
RC1
1−D ; T2 =
RC2
1−D (28)
5. SIMULATIONS
Simulations were carried out with Tpwm = 0.001s, R = 3Ω,
C1 = C2 = 200µF, Vdc = 100V.
5.1. 4-level single phase simulations
A first simulation is depicted in Fig. 9 with both capacitors
uncharged. The instantaneous capacitor voltages are com-
pared with the results of equations (17) and (18).
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Fig. 9. Simulated capacitor balancing of 4-level converter
with D=0.75.
5.2. 3-level H-bridge simulations
The simulations of capacitor balancing for the 3-level H-
bridge converter topology are depicted in Fig. 10 (both capac-
itors uncharged, common mode) and Fig. 11 (VC1 = 100V
and VC2 = 0V , differential mode).
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Fig. 10. Simulated capacitor balancing of 3-level H-bridge
converter with D=0.25.
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Fig. 11. Simulated capacitor balancing of 3-level H-bridge
converter with D=0.25.
6. CONCLUSIONS
A time domain approach to construct a family of flying ca-
pacitor converter dynamics models by stitching of analytical
solutions for consecutive switching intervals is presented.
For DC modulation the model is linear time-invariant, which
makes the dynamics analysis straightforward.
For 4-level single phase and 3-level H-bridge converter
topologies, we obtained simple and accurate expressions
for voltage balance time constants and capacitor voltage bal-
ance dynamics for the case of a resistive load by applying
the small-parameter technique. The expressions for differen-
tial and common mode voltage balance time constants reveal
the voltage balance rate’s dependence on carrier frequency,
capacitance of flying capacitors and the load.
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